



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/755,670	01/04/2001	Stuart F. Oberman	5989-00200	5292

7590 01/26/2005

Dan R. Christen  
Conley, Rose & Tayon, P.C.  
P.O. Box 398  
Austin, TX 78767-0398

EXAMINER
----------

NGUYEN, STEVEN H D

ART UNIT	PAPER NUMBER
----------	--------------

2665

DATE MAILED: 01/26/2005

Please find below and/or attached an Office communication concerning this application or proceeding.



## **DETAILED ACTION**

### ***Claim Objections***

1. Claim 64 objected to because of the following informalities: Line 20, please insert a coma after FIFO. Appropriate correction is required.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-5, 10, 12-14, 16, 22-23, 28-29, 31, 41-44 and 51 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hochschild (USP 5546391) in view of Bass (USP 6144668).

Regarding claims 1 and 13, Hochschild discloses (Figs 1,10 and col. 1, lines 12 to col. 28, lines 17) a method for switching packets in a network switch, the method comprising receiving data forming a packet, wherein the packet is to be routed to at least one destination output port of a plurality of output ports (Fig 3, Ref 380) that are part of the network switch (Fig 3, Ref 251); determining whether the destination output port has sufficient resources available to handle the data without causing an overflow (Col. 15, lines 24-57); routing the data to the destination output port if sufficient resources are available (Col. 12, lines 48 to col. 13, lines 44); and if sufficient resources are not available; storing the data to a random access memory (Col. 13, lines 45-51); waiting until the destination output port has sufficient resources available; and transferring the data from the random access memory to the destination output port (Col. 14,

Art Unit: 2665

lines 57-59). However, Hochschild fails to disclose the input and output ports have a different rate. In the same field of endeavor, Bass discloses a switch comprising a plurality input and output ports which routes the data packets based on store and forward or cut through mode (Fig 2, Ref 55 has a speed 1GBps and Ref 45 has speed of 100 Mpls, Fig 3, Ref 206 for store and forward or cutthrough mode decision).

Since Hochschild suggest that the switch which includes buffer at input port for allowing the upstream circuit and crossbar switch to operate at different speed. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to apply an input and output ports into a switch that have a different speed as disclosed by Bass into Hoshschild's method and system. The motivation would have been to provide a simultaneous cut through and store and forward frame in a network device.

Regarding claims 14 and 41-42, Hochschild discloses (Figs 1,10 and col. 1, lines 12 to col. 28, lines 17) a network switch (Fig 3) comprising a plurality of input ports configured to receive data forming one or more packets (Fig 3A, Ref 310); a plurality of output ports configured to convey the packets out of the switch (Fig 3A, 380); a random access memory (Fig 3A, Ref 350); and data transport logic coupled between the input ports, the output ports, and the memory (Fig 3A, Ref 315, 312, 360), wherein a first input port is configured to request cut-through routing from at least one destination output port in response to receiving data corresponding to a first packet that is a candidate for cut-through routing, wherein the destination output port is configured to convey a signal granting cut-through to the first input port if the destination output port has sufficient resources available to handle the data corresponding to the first packet, wherein, in response to receiving the grant cut-through signal, the input port is

Art Unit: 2665

configured to route the data corresponding to the first packet to the destination output port via the data transport logic (Col. 12, lines 47 to col. 13, lines 44, the input port receives a packet and generates a request for forwarding the packet to output port. After receiving a grant signal from output port, the receiver will route the packet via a crosspoint switch to the output port by bypass the central queue), and wherein in response to not receiving the grant cut-through signal, the input port is configured to store the data to the shared memory via the data transport logic (Col. 13, lines 45-51, the input port does not receive a grant signal will forward the packet to the central queue), wherein the output port is configured to read the data corresponding to the first packet from the shared memory via the data transport logic in response to having resources available for the data corresponding to the first packet (Col. 13, lines 52-64, the output port will read the stored data in the central queue when it is available; col. lines 57-59). However, Hochschild fails to disclose the input and output ports have a different rate. In the same field of endeavor, Bass discloses a switch comprising a plurality input and output ports which routes the data packets based on store and forward or cut through mode (Fig 2, Ref 55 has a speed 1GBps and Ref 45 has speed of 100 Mpls, Fig 3, Ref 206 for store and forward or cutthrough mode decision).

Since Hochschild suggest that the switch which includes buffer at input port for allowing the upstream circuit and crossbar switch to operate at different speed. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to apply an input and output ports into a switch that have a different speed as disclosed by Bass into Hoshschild's method and system. The motivation would have been to provide a simultaneous cut through and store and forward frame in a network device.

Art Unit: 2665

Regarding claims 2-3 and 43-44, Hochschild inherently discloses said routing is started before said receiving is complete to implement cut-through routing or early forwarding (the message is routed when input fifo receives 8 byte message from the link wherein chunk is used for wormhole routing "cut through").

Regarding claim 4, Hochschild inherently discloses said reading is started after said storing is complete to implement store and forward routing (Central queue stores the message packet if the output port is not available in order to implement store and forward routing).

Regarding claim 5, Hochschild discloses said routing is performed without storing the data in an intervening random access memory (col. 13, lines 19-20).

Regarding claim 10, Hochschild discloses said transferring the data from the random access memory to the destination output port is performed once for each output port that is a destination for the packet (Col. 14, lines 58-60).

Regarding claim 12, Hochschild discloses said storing comprises allocating clusters to the data, wherein each cluster comprises one or more cells, wherein each cell comprises a number of bytes equal to the width of the random access memory's interface (Col. 4, lines 29-47, memory interface is 8 byte width, Chunk reads on cell).

Regarding claim 16, Hochschild discloses each input port comprises an input port FIFO, wherein each output port comprises an output FIFO, wherein the input FIFO is configured to store received data until the received data is routed to the output FIFO or the random access memory (Fig 1, Ref 350 is memory and Ref 410 is input FIFO and Ref 420 is output FIFO for using to store the data).

Regarding claim 22, Hochschild discloses the input port is configured to store the data to the shared memory via the data transport logic in cells (Col. 4, lines 29-47, memory interface is 8 byte width, Chunk reads on cell).

Regarding claims 23 and 51, Hochschild discloses the input port is configured to allocate one or more clusters for each received packet, wherein each cluster comprises one or more cells, wherein each cell equals the size of the random access memory's interface (Col. 4, lines 29-47, memory interface is 8 byte width, Chunk reads on cell).

Regarding claims 28-29, Hochschild discloses the data transport logic includes a cross-bar switch configurable to route data from each input port to each output port and prevent data from a particular input port being routed back to the particular input port. (Fig 3a, Ref 360).

Regarding claim 31, Hochschild discloses the packets have variable lengths (Col. 10, lines 26-41).

4. Claims 6-9, 24-25, 32-37, 39, 48 and 52 rejected under 35 U.S.C. 103(a) as being unpatentable over Hoshschild and Bass as applied to claims 1, 14 and 41 above, and further in view of Herring (USP 6542502).

Regarding claims 6 and 7, Hochschild and Bass fail to fully disclose the claimed invention. However, the examiner take official notice that a method and system for storing the data received in the destination output port in an output first in first out memory (FIFO); and determining whether the output FIFO has a predetermined amount of available storage space before performing said storing, wherein said predetermined amount of available storage space is stored in a programmable register and is a function of the maximum packet size is well known and expected in the art at the time of invention was made to apply a method of determining if the

Art Unit: 2665

available buffer space before storing or discard the information in order to reduce the processing time of the buffer.

Regarding claim 8, Hochschild and Bass fail to fully disclose the claimed invention. However, the examiner take official notice that a method and system for creating and storing a packet descriptor for the packet, wherein the packet descriptor is stored in a linked list is well known in the art at the time invention was made to apply a linked list in order to link the sequence of the received packet and performing first in first out.

Regarding claim 9, Hochschild and Bass fail to disclose said routing the data is performed to all output ports simultaneously that are destinations for the packet and that have sufficient resources available. In the same field of endeavor, Herring discloses a method and apparatus for routing data simultaneously to the destination ports that have available resources (See col. 4, lines 25-38).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to apply a method and system for replicating a packet from input port to the output ports simultaneously as disclosed by Herring's system and method into Bass and Hochschild's system. The motivation would have been to prevent a dead lock in the system.

Regarding claims 24-25 and 48, Hochschild and Bass fail to fully disclose each output port comprises an output FIFO, wherein each output port is configured to refrain from conveying the signal granting cut-through in response to the output port's output FIFO having less than a predetermined number of bytes of available storage or being more than a predetermined percentage full. However, Hochschild discloses when FIFO or Queue has no space to store the chunk; the chunks will not be transmitted from input FIFO or central queue to the output FIFO



Art Unit: 2665

(See col. 41-52). Therefore, it would have been obvious to one of ordinary skill in the art to implement a method and system for prevent the output port to generate a grant signal when the buffer space is less than a threshold into Bass and Hoshschild's in order to prevent data loss because this method and system is well known and expected in the art.

Regarding claims 34-37, 39 and 52, Hochschild and Bass fail to disclose said switch is configurable to disable cut-through routing or early forwarding on a port-by-port basis or a packet-by-packet basis or selectively disable cut-through operations from a particular type of input port to a particular type of output port. However, the examiner takes an official notice that a method and system for disabling cut through based on port, packet are well known and expected in the art such as disable cut through based on packet by packet to prevent packet error, port in order to prevent an over load on an output port when input port is high speed than the input port. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention was made to apply disable cut-through routing or early forwarding into Bass and Hoshschild's system in order to prevent data loss.

Regarding claims 32-33, Hochschild fails to disclose said input port is configured to generate a packet descriptor for each received packet, wherein the packet descriptor comprises at least the length of the corresponding packet and an identifier that identifies the corresponding output port to which the packet is to be routed and an indication of the packet's priority. However, the examiner take official notice that a method and system for generating a descriptor which includes priority, identify and length is well known and expected in the art at the time of invention was made to create a list for using to read data from buffer in order to prevent a dead lock.

Art Unit: 2665

5. Claims 11 and 30 are rejected under 35 U.S.C. 103(a) as being obvious over Hoshschild and Bass as applied to claims 1 and 14 above, and further in view of Dziadosz (USP 5832222).

Regarding claims 11 and 30, Hochschild and Bass fails to disclose the claimed invention. However, Dziadosz discloses said switching the packet comprises encapsulating the packet in a Storage Over IP (SOIP) packet if the packet is a Fibre Channel packet and the output port is an Ethernet port and a network processor for each input port and each output port, wherein said network processors are configured to add an Ethernet prefix to packets in response to detecting that the packets are Fibre Channel packets and are being routed to Ethernet output ports (Fig 2, Ref 28 is a fibre channel port and Ref 16 and 18 are Ethernet port which receives the packet from fibre channel and encapsulating it before transmitting via Ethernet port and col. 8, lines 8-18).

Since Bass suggests FDDI network. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to apply a packet processor in each input/output port for encapsulating Fibre packet into Ethernet Packet as disclosed by Dziadosz's system into Bass and Hochschild's system. The motivation would have been to use the Ethernet network for conveying the Fibre channel packet.

6. Claims 40 and 54 are rejected under 35 U.S.C. 103(a) as being obvious over Hoshschild and Bass as applied to claims 14 and 41 above, and further in view of Teitenberg (USP 6421769).

Regarding claims 40 and 54, Hochschild and Bass fail to disclose the claimed invention. However, Teitenberg discloses the input ports are either Fibre Channel or Gigabit Ethernet, and wherein the output ports are either Fibre Channel or Gigabit Ethernet (Fig 1 wherein I/O ports are either Ethernet or Fibre channel, See col. 2, lines 1-17).

Art Unit: 2665

Since, Bass suggests FDDI network. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to apply a method and system having the different rate ports at a switch such gigabit Ethernet or Fibre channel as disclosed by Teitenberg's system into Bass and Hochschild's system. The motivation would have been to interface between the fast network with low speed network.

#### ***Allowable Subject Matter***

7. Claims 55-65 are allowed.
8. Claims 15, 17, 19-21, 26-27, 38, 46-47, 49-50 and 53 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.


#### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven HD Nguyen whose telephone number is (571) 272-3159. The examiner can normally be reached on 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Huy D Vu can be reached on (571) 272-3155. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2665

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, consisting of several overlapping loops and a long horizontal stroke extending to the right.

Steven HD Nguyen  
Primary Examiner  
Art Unit 2665  
1/19/05